Opposite-phase scheme for peak current reduction

ABSTRACT

We propose an opposite-phase scheme for peak current reduction. The basic idea is to divide the clock buffers at each level of the clock tree into two sets: one half of the clock buffers operate at the same phase as the clock source, and the other half of the clock buffers operate at the opposite phase to the clock source. Consequently, our approach can effectively reduce the peak current of the clock tree. The method enables the opposite-phase scheme to combine with the electronic design automation (EDA) tools that are commonly used in modern industries.

CROSS-REFERENCE TO RELATED APPLICATIONS

This non-provisional application claims priority under 35 U.S.C. § 119(a) on Patent Application No(s). 094128109 filed in Taiwan, R.O.C. on Aug. 17, 2005, the entire contents of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Field of Invention

The invention relates to a design method for reducing the peak current of a clock tree. Moreover, the invention pertains to integrated circuit (IC) designs and the related electronic design automation (EDA) tools.

2. Related Art

The design of clock trees in digital chips has been previously focused on improving the chip efficiency. For example, U.S. Pat. Nos. 6,502,222 and 6,433,605 aimed at providing a clock tree with zero clock skew. The advantages of this type of designs are that the clock tree is easier to implement and that the clock analysis of the chips is simpler. However, once power consumption became an important issue in the chip design, the clock tree with a selective enable clock had been disclosed in U.S. Pat. Nos. 6,879,185 and 5,703,498. This type of techniques is to shut down the clock that is currently not operating in a timing circuit in order to reduce unnecessary dynamic power waste. This can achieve the goal of reducing the overall chip power consumption. Nevertheless, to appropriately control the clock, the entire clock tree has to be added with an additional control circuit and therefore increases the complexity in implementing the clock tree.

For a timing circuit, its peak current comprises three parts: one is the synchronous logic, another is the combinational logic, and the other is the clock tree.

To reduce the peak current of a chip, traditionally the most common method is to use the clock tree with a non-zero clock skew in order to reduce the peak current in the synchronous logic. Such a scheme was disclosed in U.S. Pat. Nos. 6,795,954 and 6,559,701. This scheme uses different clock arrival times to properly adjust the trigger time of the synchronous logic. Therefore, the current consumption of individual synchronous logics is separated to reduce the peak current.

Consequently, how to effectively reduce the peak current of a clock tree has been an intriguing topic in the field.

SUMMARY OF THE INVENTION

The invention discloses a method for peak current reduction. A main idea is to divide the clock buffers at each level of the clock tree into two sets: one half of the clock buffers operate at the same phase as the clock source, and the other half of the clock buffers operate at the opposite phase to the clock source. Many clock trees of different combinations can be derived from this idea. Their common feature is to match the clock variation with the corresponding clock buffers. The charging and discharging proportions in the peak current are adjusted evenly to reduce the peak current.

Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given hereinbelow illustration only, and thus are not limitative of the present invention, and wherein:

FIG. 1 (a) is a schematic view of the circuit symbol of the clock buffer;

FIG. 1 (b) is a block diagram of the clock buffer;

FIG. 1 (c) is a circuit diagram of the clock buffer;

FIG. 2 is a schematic view showing the charging and discharging currents of a clock buffer;

FIG. 3 is a schematic view showing the charging and discharging currents of a clock buffer;

FIG. 4 is the system structure of a conventional binary clock tree;

FIG. 5 is a schematic view of the conventional peak current consumption;

FIG. 6 is the system structure of the disclosed binary clock tree;

FIG. 7 is a schematic view of the peak current consumption according to the invention;

FIG. 8 is the system structure of another binary clock tree;

FIG. 9A is a design flowchart before the CTS according to the invention; and

FIG. 9B is a design flowchart after the CTS according to the invention.

DETAILED DESCRIPTION OF THE INVENTION

The function of the buffer in a digital circuit is to enhance the strength of signals. The buffer in a clock tree is called a clock buffer. The output of a clock buffer is usually used to drive several clock buffers. Therefore, the most important function of a clock tree is to ensure the consistency of the clock strength and the clock arrival time.

FIG. 1 (a) shows the circuit symbol of the clock buffer. A clock buffer consists of two inverters. FIG. 1 (b) shows its block diagram, and FIG. 1 (c) is the circuit diagram. Terminal A is the input of the clock buffer, terminal Y is the output of the clock buffer, and terminal C is the middle point of the two inverters.

Let's observe the current consumption of the clock buffer when a clock enters. When the clock signal changes from 0 to 1 (rising edge), PMOS P₁ is off while NMOS N₁ is on. The potential of terminal C produces a discharging effect because of the conduction of NMOS N₁, and the current I₁ flows out of VSS. PMOS P₂ is on while NMOS N₂ is off. The potential of the output terminal Y produces a charging effect because of the conduction of PMOS P₂, and the current I₂ flows in via VDD. Since the output terminal of the clock buffer is connected to several clock buffers, the effective capacitance of terminal Y must be larger than that of terminal C, and the current I₂ is an integer multiple of I₁. Therefore, during the process that the clock signal changes from 0 to 1, the charging effect of I₂ dominates the current consumption of the entire clock buffer, as illustrated in FIG. 2.

When the clock changes from 1 to 0 (falling edge), PMOS P₁ is on while NMOS N₁ is off. The potential of terminal C produces a charging effect because of the conduction of PMOS P₁, and the current I₁′ flows in via VDD. PMOS P₂ is off while NMOS N₂ is on. The potential of the output terminal Y produces a discharging effect because of the conduction of NMOS N₂, and the current I₂′ flows out of VSS. Likewise, the current I₂′ must be an integer multiple of I₁′. Therefore, during the process that the clock changes from 1 to 0, the discharging effect of I₂′ dominates the current consumption of the entire clock buffer, as illustrated in FIG. 3.

To simplify the explanation, the influences of I₁ and I₁′ will be ignored in the following discussion. This assumption does not affect the effects of the invention.

A two-level binary clock tree is herein employed to explain the contents of the invention. Suppose all the buffers are positive-triggered D flip-flops, as shown in FIG. 4. Since the output clocks of all the clock buffers operate at the same phase as the clock source, during the process that the clock signal changes from 0 to 1 the current consumptions of the clock buffers in the binary clock tree are all charging. When the clock signal changes from 1 to 0, the current consumptions of the clock buffers in the binary clock tree are all discharging.

The peak current consumption can be clearly seen in FIG. 5. If all of the clock buffers operate at the same phase as the clock source, all of them charge and discharge at the same phase. In this case, the peak current of the clock tree cannot be distributed. Instead, its value increases.

In view of this, the invention provides a clock tree structure with an opposite-phase scheme. A primary purpose of the invention is to evenly adjust the proportion combination of charging and discharging in the peak current. A main idea is to divide the clock buffers at each level of the clock tree into two sets: one half of the clock buffers operate at the same phase as the clock source, whereas the other half of the clock buffers operate at the opposite phase to the clock source.

For example, the binary clock tree in FIG. 4 can be implemented according to the above-mentioned idea as in FIG. 6. The binary clock tree in FIG. 6 is divided into two sets. T_(P) is called a same-phase clock tree 10, whereas T_(N) is called an opposite-phase clock tree 20. The output terminal of the same-phase clock tree 10 is a positive-triggered flip-flop 12. The output terminal of the opposite-phase clock tree 20 is a negative-triggered flip-flop 22. The disclosed binary clock tree further includes a clock source 30 to provide a clock signal. Therefore, the output signal of the clock buffers 14 in the same-phase clock tree 10 is the same as that of the clock signal. The output signal of the clock buffers 24 in the opposite-phase clock tree 20 is opposite to that of the clock signal. As a result, whether the clock signal changes from 0 to 1 or from 1 to 0, one set of the clock buffers in the T_(P) and T_(N) sets is charging while the other one is discharging. Therefore, the charging and discharging proportions of the peak current are evenly distributed, and the peak current of the entire clock tree can be effectively reduced. FIG. 7 shows the current consumption in the new binary clock tree. It can be seen in the drawing that the peak current is effectively distributed. In the most ideal situation, the peak current can be reduced by about 50%.

It should be emphasized that the opposite-phase clock tree structure in FIG. 6 only represents one embodiment of the invention. Many different combinations of the clock trees can be derived from the above idea. The basic feature is to match the clock variation with the corresponding clock buffers. The charging and discharging proportions in the current at approximate synchronization are adjusted evenly to reduce the peak current. For example, FIG. 8 illustrates another opposite-phase clock tree complying with the invention but with a different combination.

The invention provides two sets of IC design procedures to implement the disclosed clock tree with an opposite-phase scheme. The two sets of IC design procedures can be accomplished with existing EDA utilities. Their difference is whether the opposite-phase clock tree is constructed before or after clock tree synthesis (CTS).

The design procedure of constructing the opposite-phase clock tree before the CTS mainly includes the steps of dividing the flip-flop sets, placement of the flip-flops of the opposite-phase clock tree, and constructing the clock tree, as illustrated in FIG. 9A.

First, suppose the buffers in the circuit are all positive-triggered flip-flops. However, this assumption is unnecessary and should not be used to restrict the scope of the invention. The buffers are divided as evenly as possible into two sets. For example, the flip-flops in a circuit layout are divided into a same-phase set and an opposite-phase set (step 901). One set of buffers are replaced by negative-triggered flip-flops. For example, the positive-triggered flip-flops in the opposite-phase set are substituted by negative-triggered flip-flops (step 902). Under the restriction of the same clock tree, the same-phase clock tree and the opposite-phase tree are constructed with existing CTS utilities. The same-phase clock tree and the opposite-phase tree use the same clock signal. The same-phase clock tree is connected to each of the flip-flops, while the opposite-phase tree is connected to each of the negative-triggered flip-flops (step 903). Finally, detailed adjustments are performed to make the timing efficiency of the entire clock tree compliant with the constraint of the original clock tree.

In the following, we explain the IC design procedure of constructing the opposite-phase clock tree using engineering change order (ECO) after the CTS. Its main procedure includes the steps of: clock tree synthesis, dividing the flip-flops, placement of the flip-flops of the opposite-phase clock tree, and using the ECO procedure to construct the opposite-phase clock tree, as shown in FIG. 9B.

For the circuit done with placement, a clock tree constraint is set for performing usual CTS actions (step 904). The buffers are then divided as evenly as possible into two sets. For example, several flip-flops in a circuit layout are divided into a same-phase set and an opposite-phase set (step 905). One set of buffers are replaced by negative-triggered flip-flops. For example, the flip-flops in the opposite-phase set are substituted by negative-triggered flip-flops (step 906). Afterwards, the ECO procedure in the automatic place-and-route (APR) utility is employed to implement the clock tree with an opposite-phase scheme (step 907).

The above-mentioned two sets of IC design procedures can effectively utilize existing CTS utilities to implement the disclosed opposite-phase clock tree. However, it is even more efficient if the disclosed opposite-phase clock tree can be directly integrated inside the CTS utilities for the CTS utilities to generate the opposite-phase clock tree automatically. Therefore, any CTS utilities with this function in the future should be covered within the claims of the invention.

A wide-band chip for ADSL is used for tests. The 688 buffers in this chip are divided in two equal sets of positive- and negative-triggered flip-flops. The peak current is estimated using Synopsys PowerMill for circuit level current simulation. The results show that the peak current of the entire clock tree is reduced from 44.3 mA of the original clock tree down to 23.8 mA, a reduction of 46.3%. If one takes into account the current consumed by the flip-flops, the peak current is reduced from 74.1 mA to 42.4 mA, a reduction of 42.8%. Therefore, the invention achieves very good peak current reduction in actual chip application.

The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims. 

1. A clock tree with an opposite-phase scheme, comprising: a clock source for providing a clock signal; a plurality of flip-flops; and a plurality of clock buffers disposed between the clock source and the flip-flops; wherein through charging and discharging the clock buffers transmit one of the clock signal and its complimentary signal to each of the flip-flops so that at least one of the clock buffers is discharging at the approximation synchronization when at least one of the clock buffers is charging.
 2. The clock tree with an opposite-phase scheme of claim 1, wherein the clock buffer has two inverters.
 3. The clock tree with an opposite-phase scheme of claim 2, wherein the inverter includes a PMOS transistor and an NMOS transistor.
 4. The clock tree with an opposite-phase scheme of claim 1, wherein the clock buffer includes an inverter.
 5. The clock tree with an opposite-phase scheme of claim 4, wherein the inverter.
 6. The clock tree with an opposite-phase scheme of claim 1, wherein each of the flip-flops is triggered by the clock signal.
 7. The clock tree with an opposite-phase scheme of claim 1, wherein each of the flip-flops is triggered by the complimentary signal of the clock signal.
 8. A clock tree with an opposite-phase scheme, comprising: a clock source for providing a clock signal; a plurality of flip-flops; and a plurality of clock buffers disposed between the clock source and the flip-flops; wherein through charging and discharging the clock buffers transmit one of the clock signal and its complimentary signal to each of the flip-flops so that at least one of the clock buffers operates at the opposite phase to the clock source at the approximation synchronization when at least one of the clock buffers operates at the same phase as the clock source.
 9. The clock tree with an opposite-phase scheme of claim 8, wherein the clock buffer has two inverters.
 10. The clock tree with an opposite-phase scheme of claim 9, wherein the inverter includes a PMOS transistor and an NMOS transistor.
 11. The clock tree with an opposite-phase scheme of claim 8, wherein the clock buffer includes an inverter.
 12. The clock tree with an opposite-phase scheme of claim 11, wherein the inverter includes a PMOS transistor and an NMOS transistor.
 13. The clock tree with an opposite-phase scheme of claim 8, wherein each of the flip-flops is triggered by the clock signal.
 14. The clock tree with an opposite-phase scheme of claim 8, wherein each of the flip-flops is triggered by the complimentary signal of the clock signal.
 15. A design method for the clock tree with an opposite-phase scheme, comprising the steps of: division: dividing a plurality of flip-flops of a circuit layout into a positive-phase set and a negative-phase set; substitution: replacing the flip-flops of the opposite-phase set by negative-triggered flip-flops; and construction: using a design utility to design a positive-phase clock tree and a negative-phase clock tree, both of which use a clock signal; wherein the positive-phase clock tree is connected to each of the flip-flops, and the negative-phase clock tree is connected to each of the negative-triggered flip-flops.
 16. The design method of claim 15, wherein the construction step further includes the step of adjustment: adjusting the positive-phase clock tree and the opposite-phase clock tree according to a clock tree constraint.
 17. The design method of claim 15, wherein the clock tree constraint is clock latency.
 18. The design method of claim 15, wherein the clock tree constraint is a clock skew.
 19. The design method of claim 15, wherein a clock tree synthesis (CTS) utility is used to directly produce the opposite-phase clock tree.
 20. The design method of claim 15 further comprising the steps of: setting a clock tree constraint to the circuit done with the placement for performing usual CTS actions; division: dividing a plurality of flip-flops of a circuit layout into a positive-phase set and a negative-phase set; substitution: replacing the flip-flops of the opposite-phase set with negative-triggered flip-flops; and using an engineering change order (ECO) procedure to implement the opposite-phase clock tree. 